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TABLE VI 
IMPACT OF INDIVIDUAL DESIGN TECHNIQUES TO DECREASE 
\1EMORY ACCESS TIME t2 (SECONDS/BIT) ON PERFORMANCE IN 
. THE PDP-II FAMILY 
Implementation Technique Percent Performance 
Imorov..-nt 
Add Proces.or/Unibua overlap to 
PDP-ll/04 4.71. 
Redesign Unibus Arbitration tA:Igk: 5.211. 
to eliminate processor wait on 
PDP-ll/34 
Instruction Fetch Overlap on 10.07< 
PDP-ll/45 
Cache on PDP-U/60 
Set Size One 101.58< 
Set Size Two 116.69< 
of the midrange PDP-II's and thus needs fewer microcycles to 
complete an instruction. To obtain this increased functionality. 
however. a much more elaborate set of data paths is required in ad-
dition to a highly developed control unit to exercise them to maximum 
potential. Such a change is not an incremental one and involves re-
thinking the entire implementation. 
2) Structure the Microcode to Take Best Advantage of Instruc-
tion Features: All processors except the 11/10 handle JUMP/SUB-
ROUTINE instruction addressing modes as a special case in the mi-
crocode. Most models do the same for the destination modes of the 
MOVE instruction because of its high frequency of use. Varying de-
grees of sophistication in instruction dispatching at the end of every 
instruction fetch is evident in different models resulting in various 
performance improvements. 
3) Cut Effective Microcycle Count by Overlapping Processor and 
UNIBUS Operation: The PDP-II/IO demonstrates that a large 
microcycle count can be effectively reduced by placing cycles in 
parallel with memory access operations whenever possible. 
[ncreasing microcycJe speed is perhaps more generally useful since 
it can often be applied without making substantial changes to an entire 
implementation. Several of the midrange PDP-II's achieve most of 
their performance improvement by increasing microcycle speed in 
the following ways. 
I) Make the Data Paths Faster: The PDP-II /34 demonstrates 
the improvement in microcycJe time that can result from the judicious 
use of Schottky TTL in such heavily traveled points as the ALU. 
Replacing the ALU and carry-lookahead logic alone with Schottky 
equivalents saves approximately 35 ns in propagation delay. With 
cycle times running 300 ns and less. this amounts to better than a 10 
percent increase in speed. 
2) .Hake Each Microcycle Take Only as Long as Necessary: The 
11/34 and 11/40 both use selectable microcycle times to speed up 
cycles which do not entail long data path propagation delays. 
Application to the IBM 5/360-5/370 family indicates the general 
usefulness of the performance model to systems where the available 
data is less precise and less tightly controlled. Nevertheless. the model 
is sufficiently accurate to estimate the performance of a proposed 
implementation or to plan a family of implementations. given only 
the characteristics of the selected technology and a general estimate 
of data path and memory cycle utilization. 
By focusing on the individual terms in the model, a particular im-
plementation can be tested for balance between processor and 
memory subsystems (K1tI!K2t2)' The model could also be used to 
estimate the impact on performance of individual design tradeoffs. 
The relative frequencies of each function (e.g .• addressing modes. 
instructions. etc.). while required for an accurate prediction. may not 
be available. There are. however. alternative ways to estimate relative 
frequencies. Consider the three following situations. 
J) At Least One Implementation Exists: An analysis of the im-
plementation in typical usage (i.e .• benchmark programs) can provide 
the relative frequencies. 
2) No Implementation Exists. But Similar Systems Exist: The 
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frequency data may be extrapolated from measurements made on 
a machine with a similar architecture. 
3) No Implementation Exists and There are No Prior Similar 
Systems: From knowledge of the specifications. a set of most-used 
functions can be estimated (e.g .• instruction fetch. register and relative 
addressing. move and add instructions). The design is then optimized 
for these functions. Of course, the relative frequency data should 
always be updated to take into account new data. 
Our purpose in writing this correspondence has been two-fold: to 
provide data about design tradeoffs and to suggest design models 
based on this data. It is hoped that the design data will stimulate the 
study of other models, while the results of the design models presented 
here have demonstrated their usefulness to designers. 
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Di>uble-Edge-Triggered Flip-Flops 
STEPHEN H. UNGER 
.4bstract-A con~entional positi~e-edge-triggered nip-nap IFF) senses and 
responds to the control input or inputs at the time the clock input is changing 
from 0 to I. II does not respond at all to changes ill the opposite direction. 
Negathe-edge-triggered FF's beha~e in a complementary manner. Thus. these 
FF's can respond at most once per clock pulse cycle. II is proposed that dou-
hle-edge-triggered (DET) FF's. responding to both edges of the clock pulse 
.. ould have adnntages .. ith respei:t to speed and energy dissipation. 
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~ ~te desigJB are cIeoteIopecI for both D and J K type DET-FF"s. 
T1IeIe nry in speed, reliability. and component complexity. The desips nicely 
iUustrate seteraJ aspects of seq-nal circuit design. i.acludiftg races, hazards, 
decomposirioll techaiqaes. ud state a.ui~ts. 
_ I_x TMIIf-Myndlroeou5, dock puBes. decompositioa. D-tlip-flop, edge 
tTiggeriltc. flip-flops. J K -flip-flops. sequential circuits. 
I. INTRODUCTION 
An edge-triggered D-flip flop (D- FF) [1] has a clock input (C) and 
a data input (D). Immediately after the C-signal changes from 0 to 
I. the output Q assumes the value of D and holds that value until the 
next positive going C-signal. Such a FF is said to trigger on the 
leading, or positive, edge of the clock pulse. Some Frs are designed 
to trigger on the trailing, or negative. edges of the C-signals. There 
are also edge-triggered JK-FF's [1) that respond to the J and K sig-
nals following a C-transition (again they may be of either the positive 
or negative edge sensing type). The JK-FF output changes from 0 to 
I if J = I (independent of K) and changes from I to 0 if K = I (in-
dependent of J). 
The advantages of edge triggering is that the control inputs (D or 
J and K) may be changed at any time not in the neighborhood of a 
triggering edge of the C-signal. [t also reduces sensitivity to noise 
pulses. 
[f the minimum interval between consecutive changes in the state 
of an edge-triggered FF is L in a synchronous system. then the clock 
pulse frequency must be at least 1/ L. During each clock pulse period, 
one of the two transitions of the C-signal accomplishes nothing. al-
though it will produce changes in the outputs of some of the logic el-
ements internal to the FF's. Such activity is undesirable. since it re-
sults in increased power dissipation for virtually every technology now 
in use for implementing logic circuits. (In the case of C-MOS logic 
[2]. there is essentially no power dissipated except when a transition 
is occurring.) If FF's trigger on both edges of C-pulses, then the clock 
pulse generator operates at half the frequency for the same data rate. 
This in itself would reduce the cost and power dissipation ofthe clock 
pulse generator and of the clock pulse distribution system. and would 
also eliminate meaningless state changes at the outputs of various 
gates. One would also expect to be able to increase data rates to some 
extent. 
Several designs are presented here for double-edge-triggered 
(DET) D-FF's and for DET JK-FF's. The simplest designs in terms 
of logic complexity require delay elements which reduce allowable 
operating speeds. With the other designs. roughly 50-100 percent 
more complex than tpe corresponding single-edge-triggered circuits. 
no delay elements are necessary so that maximum operating speeds 
are attainable. Only the basic operations are implemented: no set or 
clear operations are built in, and the complements of the outputs are 
not produced. These features would not be difficult to design in. 
Practical implementations would, in most cases, also utilize such el-
ements as NA~D and NOR gates or networks of pass transistors, 
rather than the A~D·OR·INVERTOR logic shown here. 
The design of DET FF's is a good application of the theory of 
asynchronous sequential switching circuits [3]: of particular interest 
perhaps is the use of decomposition techniques. 
[I. FLOW TABLE DESCRIPTIONS OF DET·D-FF's 
Table I is a primitive flow table for a DET-D-FF. Note that si-
multaneous changes of D and C are treated as though one of these 
variables changed first, but that it does not matter which changed 
first. This is a realistic assumption. since we can never rely on exact 
simultaneity for any pair of events. The option of treating a simul-
taneous change in either of two ways is left open for exploitation later 
in the design process. 
Using well-known methods [3) it is not difficult to show that there 
are precisely two minimal·row covers of this table, as shown in Table 
I( (A) and (B). The parenthesized sets of numbers to the right of each 
row of (A) and (B) indicate tbe rows of Table I that are covered by 
ttle rows of the reduced tables. 
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TABLE I 
PRIMITIVE FLOW TABLE FOR DET-D-FF 
CD 
00 01 11 10 
1 @o 2,0 4,0/5,- 3,0 
2 1,0 (3).0 5,- 3,0/6.-
3 1,0 2,0/7,- 4,0 @o 
4 1,0/8,- 7,1 @o 3,0 
5 1,-/8,1 7,1 @,1 6,1 
6 1,0 2.-/7,1 5,1 (91 
7 8.1 6),1 5,1 3,-/6,1 
8 @,1 7,1 4,-/5.1 3,-
TABLE II 
MINIMAL Row COVERS OF TABLE J 
co CD 
00 01 11 10 00 01 II 10 
KC-o @o ',' 1,0 r1.l) I IDo 2, n • ,0 @o ( 111 
1.0 1.- a>. 0 c».o (141 1.0 @o 1.1 ,:»'1 ,26) 
(!l.1 1].1 ',1 1. - PU ',1 @I @I ' , {,,7) 
I.. 1.1 ~I @I (56) • @I 1,1 @o 1.0 (48) 
(A) (B) 
Table II (A) and (B) are equivalent to one another with respect 
to single-input-change (SIC) operation. But they describe different 
responses to multiple input changes. a difference without practical 
significance, but which leads to quite different implementations. 
Neither has any essential hazards. but (A) has d-transitions (e.g .• 
from row I with CD = 0 I. when C changes), while B has none. 
III. A SIMPLE REALIZATION OF THE DET-D-FF 
The theory of machine structure introduced by Hartmanis and 
Stearns [4] has been applied to asynchronous machines by Tan [5]. 
[6]. [3]. Here we shall use the term "closed partition" rather than 
"partition with SP." in conformity with current usage. 
An examination of Table II(A) reveals that the partition (13.24) 
is closed. This makes possible a serial decomposition with the front 
end machine described by Table III(A) corresponding to (13. 24). 
The second machine must distinguish state 1 from state 3 and state 
2 from state 4, which can be done by realizing partition (12. 34) or 
(14,23). 
Choosing (12. 34) yields Table II I( B) as the second machine. Note 
that its third input is the state of the first machine, corresponding to 
the value of YI. 
Machine III(A) is realizable very simply. We find that Y 1 = C. 
For machine III(B), the corresponding expression for Y2 is rather 
more complex, namely 
Y2 = DY2 + CYIY2 + CYIY2 + CDYI + CDYI. 
Note that here, as in the sequel. the logic is designed to be hazard-
free. 
The Y 2 expression can be manipulated into the form 
Y2 = (C Ell YI)D + (C Ell Y.lY2 + DY2' 
This can be recognized as a description of a latch [I). in which CEIl 
YI is the CL-input and D is the DL·input. The result is the circuit 
shown in Fig. I. 
This circuit is one that might easily have been produced in an in-
tuitive manner, without benefit of any high powered theory. The 
circuit producing the CL input to the latch is a straightforward one 
for producing a pulse whenever C changes in either direction. This 
I IEEE TRANSACTIONS ON COMPUTERS. VOl. c·30. No.6. JUNE 1981 TABLE III 






01 11 10 
CD 2 2 (13) 
® <D (24) 
""--------~ (A) 
COYl 
011 010 110 
2 G) 

















pulse then causes the latch to copy the value of D at the time of the 
C transition. The latch holds this value at least until the next edge of 
the C-signaL 
In terms of switching theory. the Fig. I circuit has a critical race 
between Y I and Y2. Correct operation necessitates that)'2 respond 
faster than Y I in all cases. This imposes the need for the delay element 
at one of the inputs to the EXCLUSIYE-OR-gate. Thi!. delay must 
exceed by a suitable amount the delay in the feedback path internal 
to the latch. In this case. "fixing" the race is feasible. since there is 
no need to make the latch delay exceed any other bound. i.e .• it can 
be made as small as possible. However. the need for the YI delay el-
ement. which must be chosen so that its minimum value is guaranteed 
to exceed a value proportional to the maximum value of the latch 
delay. will clearly result in a lowered data rate. 
IV. TwO FASTER DET-D-FF's 
Referring to Table 11(8). it can be shown that partitions (12.34) 
and (14. 23) are both closed. Since their product is the O-partition. 
this means that they correspond to a parallel decomposition. Table 
IV shows the submachines corresponding to the two partitions. 
An examination of these tables reveals that both correspond to 
latches. The first latch(A) has as its CL and DL inputs. C and D. while 
Table IV(8) latch also has D as its DL -input. but C as its CL -input. 
Letting)'1 and Y2 be the outputs of the (A) and (8) latches. respec-
tively. it can be seen from Table 11(8) that for the overall circuit 
Q = CYI + CY2 + YIY2· 
Manipulating this logic yields finally the circuit of Fig. 2. No delay 
elements are necessary. so that this is a relatively fast and reliable 
circuit. 
Combining the logic internal to the latches with the output logic 
results in a slightly more economical realization specified by the ex-
pressions below: 
YI = CYI + D(C+ YI) 
Y2 = CY2 + D(C+ Y2) 
Q = [Cy.] + [CY2) + YI)'2. 
(The bracketed terms in the Q expression are shared with the Y I and 
Y 2 expressions. and the cost. measured in gate inputs. is 21 :). 
Table ll(A) can also be realized by a parallel decomposltton. In 
this case the two closed partitions (1. 24. 3) and (13. 2. 4) each have 
three bl~ks. so that the component machin~. shown in Table V. ea.ch 
have three states. (Note that they are eqUivalent except for an tn-





DECOMPOSITION OF TABLE I/{B} 
CD CD 
00 01 11 10 00 01 11 
CD CD 2 <D ( 12) 1 <D 2 CD 
CD <D® 1 (34) 2 1 ®CD 
(A) (B) 
Yl 


















DECOMPOSITION OF TABLE II{A) 
CO 
Yl Y2 00 01 11 
( 1) 0 (i) <D 
(H) 0 










( 13) 0 I 
(2) 0 
(. ) 1 
With the given state assignments. the Q-output. which is one for 
states 3 and 4 of Table II (A). is easily generated from Y I and Y)· The 
logic expressions are 
YI = C(YI + DY2) 
Y2 = C+ YI + [DY2) 
Y) = CU') + DY4) 
Y4 = C+ Y3 + [DY4) 
Q = YI + y). 
The cost measured in gate inputs is 20. slightly less than for the Table 
IV decomposition. even though four y-variables are used. With the 
given state assignments there is no problem with the d-transitions. 
In both cases C must be generated by a inverter if it is not already 
available. 
The result corresponding to Table IV could have been obtained by 
using a simple 2-variable state assignment for Table 11(8) (a very 
simple example of a Tracey assignment) and the Table V resul~ could 
have been obtained using a Liu assignment (requiring four varIables) 
for Table II(A). A Tracey assignment for Table II(A). which would 
require only two y-variables.leads to a logic cost about double that 
for the solutions shown here. 
Still another realization can be derived from a serial decomposition 
ofTable II(A) based on the closed partition (13.2.4). which ~as used 
in the previous synthesis. The flow table for the corr~pondlflg fr.ont 
machine is repeated as Table VI (A). To complete the ImplementatJo~. 
it is necessary that the second machine distinguish stat~ ~ and .3. Th.ls 
is done here using a cover (124. 234) instead of ayarllllon. Slflce. lfl 
this case it is then not necessary to have C as an tnput to the second 
machine: Its flow table is Table VI(8). with inputs Si.' for the state 
of the front machine. and D. With the given state assignments. the 
d-transitions are all properly covered. SO there need be no concern over 
stray delays. 
The logic expressions are 
Y I = C(YI + DY2) 
Y 2 = <:' + YI + [DY2) 
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TABLE VI 
SERIAL DECOMPOSITION OF TABLE II(A) 
co 
00 01 11 10 Yl (D@ Y2 1 3 ( 13) a 
2 1 1 (i) ( 2) a 
3 1 (4) 1 
OS. 
1 
01 02 03 13 12 11 Y3 
1 I (!) G) CD 2 2 ~I ( 124) a 2(2) 1 1 (2) (2) ( 234) 1 
(B) 
TABLE VII 
FLOW TABLE FOR DET·JK.FF 
000 001 
1 (!),O @O 
2 1,0 1,0 
3 1,0 1,0 
4 1,0/5,- 1,0/6,-
5 @,1 6,1 
6 5,1 ~1 
7 5,1 1,-/6,1 
8 1,-/5,1 1,-
Y3 = D(YI + Ji2 + Y3) + YIY2.Y3 










The logic cost is 22 gate inputs and the complements of Y I and Y2. 
as well as of C. are needed. The three lowest cost delay-free imple-






























It is interesting that the machine of Table VI(A) (with a different 
state assignment) is used as the front machine in a serial decompo-
sition that corresponds to the most popular implementation of the 
conventional single edge-triggered D- FF [II. 
Fig. 3. A crude realization of a DET·1K-FF. 
V. THE DET-JK-FF 
Table V II is a minimal-row equivalent of a primitive flow table 
describing a DET-JK-FF. (On either edge of the C-input, the FF 
responds to the signals on the J and K terminals by going to the set 
state if only J is on, to the reset state if only K is on. and changing state 
if both are on.) Again, for multiple input changes the specification 
allows the option of choosing the response corresponding to serial 
changes in any order. 
A quick and dirty solution analogous to that of Fig. I for the 
DET-D-FF is shown in Fig. 3. A delay and EXCLUSlvE-oR-gate are 
used to generate a pulse following each change in C. This pulse is then 
used as the C-input to a conventional edge-triggered JK-FF (it does 
not matter whether it is of the positive or of the negative edge 
triggered variety). As in the previous case. simplicity is purchased 
here at the cost of speed and possibly reliability. Two solutions of 









REDUCED VF.RSIO .... S OF TABLE V II 
CJK 
000 001 011 010 110 111 101 100 
<Do Q,o CD,o (Y,o 4,- 4,- 2,0 2,0 
1,0 1,0 3,- 3,- ~,o Q),o <Do ~o 
(},1 Ql1 0),1 0>,1 4,1 2,- 2,- 4,1 
3,1 1,- 1,- 3,1 @1 @1 @1 ,~).l 
(A) 
CJK 
000 001 011 010 110 111 101 100 
(p,o @.o 2,0 2,0 4,0 4,0 CDo (Do 
1,0 1,0 ~o @.o 3,1 @,1 (ill 3,1 
~1 4,1 4,1 (ill Q),1 2,1 2,1 G),1 i 











There are two different minimal row tables that cover Table VII, 
differing in their responses to multiple input changes. These are shown 
as Tables VIlI (A) and (8) corresponding to grouping the states as 
Y2 = [CY2(J + YI)] + C[KyrJ + KY2([J + yd + C) 
[12.78,56,34] or [\3. 28. 57. 46], respectively. . 
For the state assignment shown. Table VIII (A) can be realized 
by the logic expressions 
Y, = CY2(J + y,) + Ky, + CJi2[J + yd 
+ YI(Jyz + C(J + Y2» 
Z =YI. 
Terms in square brackets are realized once and used several times 
via fan-out. The cost of this realization in gate inputs is 34. Inverters 
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needed for C. J. and K. and the maximum logic depth (which is 
are . . peed)' fi 
elevant to the Circuit s IS Ive. 
r There is. however. a problem with respect to sequential hazar~. 
Consider initial state.I.-Ol? (row -I •. ~lumn 010). For. a chan~e In 
C. the resulting tranSition IS a ~-transltlOn [31 whl~h. With th~ given 
state assignments. could res~lt In the final state be~ng 2-110. Instead 
of 4·1 10. This would occur If there were no suffiCiently large delay 
element in the YI branch and if the stray delays in the logic and wiring 
are related to one another in an unfortunate manner. In particular. 
trouble results if the stray delays cause the following sequence of 
events after C changes. 
I) Y I sees the C-change and responds by changing YI from 0 to 
\. 
2) Y2 sees the YI-change (thus seeing the system in 4-010) causing 
v- to change from 0 to I. 
. - 3) YI sees the Y2 change (so that the system appears to be in 2-110) 
and responds by changing Y I back to O. 
4) Y 2 sees the Y2 change. then the second Y I-change and then the 
C-change. Thus. it sees the'system go from 4-010 to 3-010 to 2-010 
and then to 2-110. holding Y2 at I throughout.. 
5) YI sees no further changes. missing boch of the YI changes due 
to a relatively large inertial stray delay from Y I to Y I • 
The system then terminates in 2-110. (If the Y I to Y I delay is pure. 
rather than inertial. there will be an oscillation between 2-110 and 
4·110.) 
The likelihood of the delays being so related is rather small, since 
this would require delays in certain paths to exceed the delays in paths 
containing several times as many gates. Thus. in practice the problem 
is not likely to be serious. although it should be examined. (There are 
three more similar transitions in the table. starting in states 2-110. 
3-00 I. and 4- 10 I. all involving changes inC.) 
The d-transition problem can be eliminated altogether by choosing 
a different state assignment. In this case. however. it would mean 
using four additional y-variables and the resulting logic would be 
excessively costly. A better solution is to use a design based on Table 
VIII(B). which has no d-transitions. This costs only a little more than 
the given Table VlII(A) design and also has less logic depth. 
The logic expressions are 
Y I = CYI + ./y2(C + YI) + 7?,r2[C + yd + JKYI 
Y2 = Cy:! + ./y1(C + Y2) + KYI[C + Y21 + JKY2 
Q = [C)'d + [CY21 + [KY2(C + YI )J. 
.-\gain the terms in square brackets are generated once and used 
more than once. ~ote that it is more economical to fan out to two 
places from the C + )'1 OR·gate in the YI-circuit than to factor out 
the (C + 'vI) term. The third term in the Q-expression is needed to 
avoid combinational hazards in transitions between states 3-000 and 
3-100 and between states 3-0 I 0 and 3-110. The term Ky IY2 would 
have sufficed. but the larger term used includes this and is available 
at no extra cost since it is needed to produce Y 1• Total cost is 37 gate 
inputs and the maximum logic depth is 3. Complements of C. K. YI. 
and Y2. but not of J are needed. and no uncomplemented K is used. 
A simple transformation converts all of the gates to ~A"D·gatcs with 
t~ circuit (sho~n in Fig. 4) unchanged. except that (C + Y I) becomes 
(C + 11) and (C + Y2) becomes (C + 12). Adding clear or set controls 
is not difficult. There are no hazards of any kind to worry about and 
no delay clements are needed. This seems to be a clearly superior 
solution. 
VI. CONCLUSIO!';S 
Double-edge-triggered flip-flops (DET-FF's) offer potential ad-
vantages with respect to speed and power supply requirements. since 
fewer redundant logic level changes occur. The price paid is in the 
form of a substantial increase (perhaps 50-100 percent) in the 
number of components required to build such devices. 




Fig. 4. High qualily realization of DET·JK-FF. 
DET- FF's. and these illustrate a number of interesting techniques 
and principles of sequential circuit design. Tradeoffs are possible 
among speed. reliability. and circuit cost. Although the designs pre-
sented are based on the use of gate type logic. the same principles are 
applicable to designs using pass transistor logic. 
In the case of single-edge-triggered J K -FF's. the functions involve 
both essential hazards and d-transitions. The former mandate control 
of delay paths. The usuallC-chip designs make use of delay control 
in very clever circuits [II with relatively low gate-input counts. 
Strangely enough. the DET-JK- FF flow tables do not have essential 
hazards. and one version has no d-transitions either. Thus. delay 
control is not necessarY. However. it remains to be seen whether delay 
control can be used t~ produce simpler. yet fast and reliable DET-
FF's. 
The circuits of Fig. I. Fig. 2 (actually the more economical version 
described by the logic expressions). Fig. 3. Jnd Fig. 4 have been built 
in the laboratory using small scale integrated circuit components 
(TTL) by N. Vi Pho. a Columbia University graduate student. They 
all worked properly. 
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The object of this correspondence is to point out and correct some 
errors which have occurred in the a hove paper. L 
I) The definition of OFT as giYen by (I) is 
r"'0.1.2.·· ·, N-l 
where 
W.'Y = exp ( - jl7:/N). j-R. 
But the 16-point OFT as calculated by the signal now graph of Fig. 
2 follows the equation 
.v-I 
A, = r: BI(WN-,I(. 
,., 
This fact should have been clearly mentioned in the paper , as it 
often leads to confusion. The standard terminology for digital signal 
processing has been defined by Rabiner tl of. III. 
2) In Fig. 2 the "T widdle factor" appearing in the line corre-
spondi ng to B ls should be -wi" .... ; instead of -jwi" wt, as given. 
J) Some e rrors have occu rred in Fig. 9 which gives the radix-16 
FIT algorithm: 
a) in view of the previous correction the las t but one step in the 
subroutine Wl6 (N. K) should be changed to 
if (i "" 6, 7,1 4) then BL -- jB L: ins tead of 
if ((i / 2) mod 4 = J) then BL - j BL: 
b) in the subroutine W4(N. K) the last but one step should be 
changed to 
for m:- (i + 3K ) to (j + 4K - I) do instead of 
for m:- (j - K + I) to ida: 
c) some \ypogr:J.phical errors have occurred in the last two steps 
of the subroutine 8) (OP). They should be read as 
jB I(real)...- temp(real)2- 1 OP(-B I{imag)2- 2) 
Bt(imag)"'- temp(imag)2-1 OP(+ B t( rea1)r 2)!1. 
4) Some more typographical errol"$ halle occurred in the equa tions 
appearing on page 337. Starting from the equation in the last line of 
Ihe first column. (he corrected equations are 
(
0.010000000) INN = 111&/ J09)d«'~1 = 0.100110101 .~~ 
x''''- 0.100 11010lx ::: 0.01000000)' 
y' __ 0.10011010Iy ± 0.0 I OOOOOOx 
x' .- ((x + x2 -2) - (x + x}-l)2- S - .l'2-1) 2- t 'i' y2- 2 
y' _ {(y + y2-2) _ (y + y2-2)2-5 - y2-1)2- 1 ± xrl. 
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The author would like to acKnowledge Prakash and Rao for their 
corr.ections. Unfortu nately, there a re fu rther errors in need of cor-
recllon. 
I) On p. 333. first column. the last equations should read 
,,'" 
2) On p. 334. first column. the fifth equation should be: 
3) On p. 334. equation (6) should be 
" A, "" L B/wl',. (6) ,., 
4) On p. ))4. equation (7) should be 
(7) 
5) In Fig. 5. the control line for adder A l(r) should be euended 
10 the left and attached to the conlTol hne that leads to .-I Lll). 
6) In Fig. 7. the "+" input lines 10bOlh the ADD SL B umts should 
be v.eighled by r 1 to correspond to the equations at the botlom of 
p.337 . 
7) The last two control lines at the bouom ri~hl of Fig. II should 
be labeled "j 10" and ·')20:· The logic fo r ':flO' .should Ix: modLfied 
to co/respond \0 the reYised routine·' WI6 of Fig. 9. 
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